stm32f1xx_it.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_it.c
  4. * @brief Interrupt Service Routines.
  5. ******************************************************************************
  6. *
  7. * COPYRIGHT(c) 2017 STMicroelectronics
  8. *
  9. * Redistribution and use in source and binary forms, with or without modification,
  10. * are permitted provided that the following conditions are met:
  11. * 1. Redistributions of source code must retain the above copyright notice,
  12. * this list of conditions and the following disclaimer.
  13. * 2. Redistributions in binary form must reproduce the above copyright notice,
  14. * this list of conditions and the following disclaimer in the documentation
  15. * and/or other materials provided with the distribution.
  16. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  17. * may be used to endorse or promote products derived from this software
  18. * without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30. *
  31. ******************************************************************************
  32. */
  33. /* Includes ------------------------------------------------------------------*/
  34. #include "stm32f1xx_hal.h"
  35. #include "stm32f1xx.h"
  36. #include "stm32f1xx_it.h"
  37. /* USER CODE BEGIN 0 */
  38. #include "RefreshMenu.h"
  39. /* USER CODE END 0 */
  40. /* External variables --------------------------------------------------------*/
  41. extern CAN_HandleTypeDef hcan;
  42. /******************************************************************************/
  43. /* Cortex-M3 Processor Interruption and Exception Handlers */
  44. /******************************************************************************/
  45. /**
  46. * @brief This function handles Non maskable interrupt.
  47. */
  48. void NMI_Handler(void)
  49. {
  50. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  51. /* USER CODE END NonMaskableInt_IRQn 0 */
  52. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  53. /* USER CODE END NonMaskableInt_IRQn 1 */
  54. }
  55. /**
  56. * @brief This function handles Hard fault interrupt.
  57. */
  58. void HardFault_Handler(void)
  59. {
  60. /* USER CODE BEGIN HardFault_IRQn 0 */
  61. /* USER CODE END HardFault_IRQn 0 */
  62. while (1)
  63. {
  64. __set_FAULTMASK(1);//¹Ø±ÕËùÓÐÖжÏ
  65. HAL_NVIC_SystemReset();
  66. }
  67. /* USER CODE BEGIN HardFault_IRQn 1 */
  68. /* USER CODE END HardFault_IRQn 1 */
  69. }
  70. /**
  71. * @brief This function handles Memory management fault.
  72. */
  73. void MemManage_Handler(void)
  74. {
  75. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  76. /* USER CODE END MemoryManagement_IRQn 0 */
  77. while (1)
  78. {
  79. }
  80. /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  81. /* USER CODE END MemoryManagement_IRQn 1 */
  82. }
  83. /**
  84. * @brief This function handles Prefetch fault, memory access fault.
  85. */
  86. void BusFault_Handler(void)
  87. {
  88. /* USER CODE BEGIN BusFault_IRQn 0 */
  89. /* USER CODE END BusFault_IRQn 0 */
  90. while (1)
  91. {
  92. }
  93. /* USER CODE BEGIN BusFault_IRQn 1 */
  94. /* USER CODE END BusFault_IRQn 1 */
  95. }
  96. /**
  97. * @brief This function handles Undefined instruction or illegal state.
  98. */
  99. void UsageFault_Handler(void)
  100. {
  101. /* USER CODE BEGIN UsageFault_IRQn 0 */
  102. /* USER CODE END UsageFault_IRQn 0 */
  103. while (1)
  104. {
  105. }
  106. /* USER CODE BEGIN UsageFault_IRQn 1 */
  107. /* USER CODE END UsageFault_IRQn 1 */
  108. }
  109. /**
  110. * @brief This function handles System service call via SWI instruction.
  111. */
  112. void SVC_Handler(void)
  113. {
  114. /* USER CODE BEGIN SVCall_IRQn 0 */
  115. /* USER CODE END SVCall_IRQn 0 */
  116. /* USER CODE BEGIN SVCall_IRQn 1 */
  117. /* USER CODE END SVCall_IRQn 1 */
  118. }
  119. /**
  120. * @brief This function handles Debug monitor.
  121. */
  122. void DebugMon_Handler(void)
  123. {
  124. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  125. /* USER CODE END DebugMonitor_IRQn 0 */
  126. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  127. /* USER CODE END DebugMonitor_IRQn 1 */
  128. }
  129. /**
  130. * @brief This function handles Pendable request for system service.
  131. */
  132. void PendSV_Handler(void)
  133. {
  134. /* USER CODE BEGIN PendSV_IRQn 0 */
  135. /* USER CODE END PendSV_IRQn 0 */
  136. /* USER CODE BEGIN PendSV_IRQn 1 */
  137. /* USER CODE END PendSV_IRQn 1 */
  138. }
  139. /**
  140. * @brief This function handles System tick timer.
  141. */
  142. void SysTick_Handler(void)
  143. {
  144. /* USER CODE BEGIN SysTick_IRQn 0 */
  145. Period_Stick();
  146. /* USER CODE END SysTick_IRQn 0 */
  147. HAL_IncTick();
  148. HAL_SYSTICK_IRQHandler();
  149. /* USER CODE BEGIN SysTick_IRQn 1 */
  150. /* USER CODE END SysTick_IRQn 1 */
  151. }
  152. /******************************************************************************/
  153. /* STM32F1xx Peripheral Interrupt Handlers */
  154. /* Add here the Interrupt Handlers for the used peripherals. */
  155. /* For the available peripheral interrupt handler names, */
  156. /* please refer to the startup file (startup_stm32f1xx.s). */
  157. /******************************************************************************/
  158. /**
  159. * @brief This function handles USB low priority or CAN RX0 interrupts.
  160. */
  161. void USB_LP_CAN1_RX0_IRQHandler(void)
  162. {
  163. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
  164. /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  165. HAL_CAN_IRQHandler(&hcan);
  166. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  167. /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
  168. }
  169. /* USER CODE BEGIN 1 */
  170. /* USER CODE END 1 */
  171. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/