stm32f1xx_hal_i2s.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_hal_i2s.h
  4. * @author MCD Application Team
  5. * @version V1.0.4
  6. * @date 29-April-2016
  7. * @brief Header file of I2S HAL module.
  8. ******************************************************************************
  9. * @attention
  10. *
  11. * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  12. *
  13. * Redistribution and use in source and binary forms, with or without modification,
  14. * are permitted provided that the following conditions are met:
  15. * 1. Redistributions of source code must retain the above copyright notice,
  16. * this list of conditions and the following disclaimer.
  17. * 2. Redistributions in binary form must reproduce the above copyright notice,
  18. * this list of conditions and the following disclaimer in the documentation
  19. * and/or other materials provided with the distribution.
  20. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  21. * may be used to endorse or promote products derived from this software
  22. * without specific prior written permission.
  23. *
  24. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  28. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  29. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  30. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  31. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  32. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  33. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34. *
  35. ******************************************************************************
  36. */
  37. /* Define to prevent recursive inclusion -------------------------------------*/
  38. #ifndef __STM32F1xx_HAL_I2S_H
  39. #define __STM32F1xx_HAL_I2S_H
  40. #ifdef __cplusplus
  41. extern "C" {
  42. #endif
  43. #if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  44. /* Includes ------------------------------------------------------------------*/
  45. #include "stm32f1xx_hal_def.h"
  46. /** @addtogroup STM32F1xx_HAL_Driver
  47. * @{
  48. */
  49. /** @addtogroup I2S
  50. * @{
  51. */
  52. /* Exported types ------------------------------------------------------------*/
  53. /** @defgroup I2S_Exported_Types I2S Exported Types
  54. * @{
  55. */
  56. /**
  57. * @brief I2S Init structure definition
  58. */
  59. typedef struct
  60. {
  61. uint32_t Mode; /*!< Specifies the I2S operating mode.
  62. This parameter can be a value of @ref I2S_Mode */
  63. uint32_t Standard; /*!< Specifies the standard used for the I2S communication.
  64. This parameter can be a value of @ref I2S_Standard */
  65. uint32_t DataFormat; /*!< Specifies the data format for the I2S communication.
  66. This parameter can be a value of @ref I2S_Data_Format */
  67. uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not.
  68. This parameter can be a value of @ref I2S_MCLK_Output */
  69. uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication.
  70. This parameter can be a value of @ref I2S_Audio_Frequency */
  71. uint32_t CPOL; /*!< Specifies the idle state of the I2S clock.
  72. This parameter can be a value of @ref I2S_Clock_Polarity */
  73. }I2S_InitTypeDef;
  74. /**
  75. * @brief HAL State structures definition
  76. */
  77. typedef enum
  78. {
  79. HAL_I2S_STATE_RESET = 0x00, /*!< I2S not yet initialized or disabled */
  80. HAL_I2S_STATE_READY = 0x01, /*!< I2S initialized and ready for use */
  81. HAL_I2S_STATE_BUSY = 0x02, /*!< I2S internal process is ongoing */
  82. HAL_I2S_STATE_BUSY_TX = 0x12, /*!< Data Transmission process is ongoing */
  83. HAL_I2S_STATE_BUSY_RX = 0x22, /*!< Data Reception process is ongoing */
  84. HAL_I2S_STATE_TIMEOUT = 0x03, /*!< I2S timeout state */
  85. HAL_I2S_STATE_ERROR = 0x04 /*!< I2S error state */
  86. }HAL_I2S_StateTypeDef;
  87. /**
  88. * @brief I2S handle Structure definition
  89. */
  90. typedef struct
  91. {
  92. SPI_TypeDef *Instance; /* I2S registers base address */
  93. I2S_InitTypeDef Init; /* I2S communication parameters */
  94. uint16_t *pTxBuffPtr; /* Pointer to I2S Tx transfer buffer */
  95. __IO uint16_t TxXferSize; /* I2S Tx transfer size */
  96. __IO uint16_t TxXferCount; /* I2S Tx transfer Counter */
  97. uint16_t *pRxBuffPtr; /* Pointer to I2S Rx transfer buffer */
  98. __IO uint16_t RxXferSize; /* I2S Rx transfer size */
  99. __IO uint16_t RxXferCount; /* I2S Rx transfer counter
  100. (This field is initialized at the
  101. same value as transfer size at the
  102. beginning of the transfer and
  103. decremented when a sample is received.
  104. NbSamplesReceived = RxBufferSize-RxBufferCount) */
  105. DMA_HandleTypeDef *hdmatx; /* I2S Tx DMA handle parameters */
  106. DMA_HandleTypeDef *hdmarx; /* I2S Rx DMA handle parameters */
  107. __IO HAL_LockTypeDef Lock; /* I2S locking object */
  108. __IO HAL_I2S_StateTypeDef State; /* I2S communication state */
  109. __IO uint32_t ErrorCode; /* I2S Error code */
  110. }I2S_HandleTypeDef;
  111. /**
  112. * @}
  113. */
  114. /* Exported constants --------------------------------------------------------*/
  115. /** @defgroup I2S_Exported_Constants I2S Exported Constants
  116. * @{
  117. */
  118. /** @defgroup I2S_Error_Codes I2S Error Codes
  119. * @{
  120. */
  121. #define HAL_I2S_ERROR_NONE ((uint32_t)0x00) /*!< No error */
  122. #define HAL_I2S_ERROR_UDR ((uint32_t)0x01) /*!< I2S Underrun error */
  123. #define HAL_I2S_ERROR_OVR ((uint32_t)0x02) /*!< I2S Overrun error */
  124. #define HAL_I2S_ERROR_FRE ((uint32_t)0x04) /*!< I2S Frame format error */
  125. #define HAL_I2S_ERROR_DMA ((uint32_t)0x08) /*!< DMA transfer error */
  126. /**
  127. * @}
  128. */
  129. /** @defgroup I2S_Mode I2S Mode
  130. * @{
  131. */
  132. #define I2S_MODE_SLAVE_TX ((uint32_t) 0x00000000)
  133. #define I2S_MODE_SLAVE_RX ((uint32_t) SPI_I2SCFGR_I2SCFG_0)
  134. #define I2S_MODE_MASTER_TX ((uint32_t) SPI_I2SCFGR_I2SCFG_1)
  135. #define I2S_MODE_MASTER_RX ((uint32_t)(SPI_I2SCFGR_I2SCFG_0 |\
  136. SPI_I2SCFGR_I2SCFG_1))
  137. /**
  138. * @}
  139. */
  140. /** @defgroup I2S_Standard I2S Standard
  141. * @{
  142. */
  143. #define I2S_STANDARD_PHILIPS ((uint32_t) 0x00000000)
  144. #define I2S_STANDARD_MSB ((uint32_t) SPI_I2SCFGR_I2SSTD_0)
  145. #define I2S_STANDARD_LSB ((uint32_t) SPI_I2SCFGR_I2SSTD_1)
  146. #define I2S_STANDARD_PCM_SHORT ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
  147. SPI_I2SCFGR_I2SSTD_1))
  148. #define I2S_STANDARD_PCM_LONG ((uint32_t)(SPI_I2SCFGR_I2SSTD_0 |\
  149. SPI_I2SCFGR_I2SSTD_1 |\
  150. SPI_I2SCFGR_PCMSYNC))
  151. /**
  152. * @}
  153. */
  154. /** @defgroup I2S_Data_Format I2S Data Format
  155. * @{
  156. */
  157. #define I2S_DATAFORMAT_16B ((uint32_t) 0x00000000)
  158. #define I2S_DATAFORMAT_16B_EXTENDED ((uint32_t) SPI_I2SCFGR_CHLEN)
  159. #define I2S_DATAFORMAT_24B ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0))
  160. #define I2S_DATAFORMAT_32B ((uint32_t)(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1))
  161. /**
  162. * @}
  163. */
  164. /** @defgroup I2S_MCLK_Output I2S MCLK Output
  165. * @{
  166. */
  167. #define I2S_MCLKOUTPUT_ENABLE ((uint32_t)SPI_I2SPR_MCKOE)
  168. #define I2S_MCLKOUTPUT_DISABLE ((uint32_t)0x00000000)
  169. /**
  170. * @}
  171. */
  172. /** @defgroup I2S_Audio_Frequency I2S Audio Frequency
  173. * @{
  174. */
  175. #define I2S_AUDIOFREQ_192K ((uint32_t)192000)
  176. #define I2S_AUDIOFREQ_96K ((uint32_t)96000)
  177. #define I2S_AUDIOFREQ_48K ((uint32_t)48000)
  178. #define I2S_AUDIOFREQ_44K ((uint32_t)44100)
  179. #define I2S_AUDIOFREQ_32K ((uint32_t)32000)
  180. #define I2S_AUDIOFREQ_22K ((uint32_t)22050)
  181. #define I2S_AUDIOFREQ_16K ((uint32_t)16000)
  182. #define I2S_AUDIOFREQ_11K ((uint32_t)11025)
  183. #define I2S_AUDIOFREQ_8K ((uint32_t)8000)
  184. #define I2S_AUDIOFREQ_DEFAULT ((uint32_t)2)
  185. /**
  186. * @}
  187. */
  188. /** @defgroup I2S_Clock_Polarity I2S Clock Polarity
  189. * @{
  190. */
  191. #define I2S_CPOL_LOW ((uint32_t)0x00000000)
  192. #define I2S_CPOL_HIGH ((uint32_t)SPI_I2SCFGR_CKPOL)
  193. /**
  194. * @}
  195. */
  196. /** @defgroup I2S_Interrupt_configuration_definition I2S Interrupt configuration definition
  197. * @{
  198. */
  199. #define I2S_IT_TXE SPI_CR2_TXEIE
  200. #define I2S_IT_RXNE SPI_CR2_RXNEIE
  201. #define I2S_IT_ERR SPI_CR2_ERRIE
  202. /**
  203. * @}
  204. */
  205. /** @defgroup I2S_Flag_definition I2S Flag definition
  206. * @{
  207. */
  208. #define I2S_FLAG_TXE SPI_SR_TXE
  209. #define I2S_FLAG_RXNE SPI_SR_RXNE
  210. #define I2S_FLAG_UDR SPI_SR_UDR
  211. #define I2S_FLAG_OVR SPI_SR_OVR
  212. #define I2S_FLAG_FRE SPI_SR_FRE
  213. #define I2S_FLAG_CHSIDE SPI_SR_CHSIDE
  214. #define I2S_FLAG_BSY SPI_SR_BSY
  215. /**
  216. * @}
  217. */
  218. /**
  219. * @}
  220. */
  221. /* Exported macro ------------------------------------------------------------*/
  222. /** @defgroup I2S_Exported_macros I2S Exported Macros
  223. * @{
  224. */
  225. /** @brief Reset I2S handle state
  226. * @param __HANDLE__: specifies the I2S Handle.
  227. * @retval None
  228. */
  229. #define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET)
  230. /** @brief Enable the specified SPI peripheral (in I2S mode).
  231. * @param __HANDLE__: specifies the I2S Handle.
  232. * @retval None
  233. */
  234. #define __HAL_I2S_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
  235. /** @brief Disable the specified SPI peripheral (in I2S mode).
  236. * @param __HANDLE__: specifies the I2S Handle.
  237. * @retval None
  238. */
  239. #define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
  240. /** @brief Enable the specified I2S interrupts.
  241. * @param __HANDLE__: specifies the I2S Handle.
  242. * @param __INTERRUPT__: specifies the interrupt source to enable or disable.
  243. * This parameter can be one of the following values:
  244. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  245. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  246. * @arg I2S_IT_ERR: Error interrupt enable
  247. * @retval None
  248. */
  249. #define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
  250. /** @brief Disable the specified I2S interrupts.
  251. * @param __HANDLE__: specifies the I2S Handle.
  252. * @param __INTERRUPT__: specifies the interrupt source to enable or disable.
  253. * This parameter can be one of the following values:
  254. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  255. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  256. * @arg I2S_IT_ERR: Error interrupt enable
  257. * @retval None
  258. */
  259. #define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__)))
  260. /** @brief Checks if the specified I2S interrupt source is enabled or disabled.
  261. * @param __HANDLE__: specifies the I2S Handle.
  262. * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral.
  263. * @param __INTERRUPT__: specifies the I2S interrupt source to check.
  264. * This parameter can be one of the following values:
  265. * @arg I2S_IT_TXE: Tx buffer empty interrupt enable
  266. * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable
  267. * @arg I2S_IT_ERR: Error interrupt enable
  268. * @retval The new state of __IT__ (TRUE or FALSE).
  269. */
  270. #define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  271. /** @brief Checks whether the specified I2S flag is set or not.
  272. * @param __HANDLE__: specifies the I2S Handle.
  273. * @param __FLAG__: specifies the flag to check.
  274. * This parameter can be one of the following values:
  275. * @arg I2S_FLAG_RXNE: Receive buffer not empty flag
  276. * @arg I2S_FLAG_TXE: Transmit buffer empty flag
  277. * @arg I2S_FLAG_UDR: Underrun flag
  278. * @arg I2S_FLAG_OVR: Overrun flag
  279. * @arg I2S_FLAG_CHSIDE: Channel Side flag
  280. * @arg I2S_FLAG_BSY: Busy flag
  281. * @retval The new state of __FLAG__ (TRUE or FALSE).
  282. */
  283. #define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
  284. /** @brief Clears the I2S OVR pending flag.
  285. * @param __HANDLE__: specifies the I2S Handle.
  286. * @retval None
  287. */
  288. #define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{__IO uint32_t tmpreg = (__HANDLE__)->Instance->DR;\
  289. tmpreg = (__HANDLE__)->Instance->SR;\
  290. UNUSED(tmpreg); \
  291. }while(0)
  292. /** @brief Clears the I2S UDR pending flag.
  293. * @param __HANDLE__: specifies the I2S Handle.
  294. * @retval None
  295. */
  296. #define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__)((__HANDLE__)->Instance->SR)
  297. /**
  298. * @}
  299. */
  300. /* Exported functions --------------------------------------------------------*/
  301. /** @addtogroup I2S_Exported_Functions
  302. * @{
  303. */
  304. /** @addtogroup I2S_Exported_Functions_Group1
  305. * @{
  306. */
  307. /* Initialization/de-initialization functions ********************************/
  308. HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s);
  309. HAL_StatusTypeDef HAL_I2S_DeInit (I2S_HandleTypeDef *hi2s);
  310. void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s);
  311. void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s);
  312. /**
  313. * @}
  314. */
  315. /** @addtogroup I2S_Exported_Functions_Group2
  316. * @{
  317. */
  318. /* I/O operation functions ***************************************************/
  319. /* Blocking mode: Polling */
  320. HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  321. HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout);
  322. /* Non-Blocking mode: Interrupt */
  323. HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  324. HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  325. void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s);
  326. /* Non-Blocking mode: DMA */
  327. HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  328. HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size);
  329. HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s);
  330. HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s);
  331. HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s);
  332. /* Callbacks used in non blocking modes (Interrupt and DMA) *******************/
  333. void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  334. void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s);
  335. void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s);
  336. void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s);
  337. void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s);
  338. /**
  339. * @}
  340. */
  341. /** @addtogroup I2S_Exported_Functions_Group3
  342. * @{
  343. */
  344. /* Peripheral Control and State functions ************************************/
  345. HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s);
  346. uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s);
  347. /**
  348. * @}
  349. */
  350. /**
  351. * @}
  352. */
  353. /* Private macros ------------------------------------------------------------*/
  354. /** @defgroup I2S_Private_Macros I2S Private Macros
  355. * @{
  356. */
  357. #define IS_I2S_MODE(MODE) (((MODE) == I2S_MODE_SLAVE_TX) || \
  358. ((MODE) == I2S_MODE_SLAVE_RX) || \
  359. ((MODE) == I2S_MODE_MASTER_TX) || \
  360. ((MODE) == I2S_MODE_MASTER_RX))
  361. #define IS_I2S_STANDARD(STANDARD) (((STANDARD) == I2S_STANDARD_PHILIPS) || \
  362. ((STANDARD) == I2S_STANDARD_MSB) || \
  363. ((STANDARD) == I2S_STANDARD_LSB) || \
  364. ((STANDARD) == I2S_STANDARD_PCM_SHORT) || \
  365. ((STANDARD) == I2S_STANDARD_PCM_LONG))
  366. #define IS_I2S_DATA_FORMAT(FORMAT) (((FORMAT) == I2S_DATAFORMAT_16B) || \
  367. ((FORMAT) == I2S_DATAFORMAT_16B_EXTENDED) || \
  368. ((FORMAT) == I2S_DATAFORMAT_24B) || \
  369. ((FORMAT) == I2S_DATAFORMAT_32B))
  370. #define IS_I2S_MCLK_OUTPUT(OUTPUT) (((OUTPUT) == I2S_MCLKOUTPUT_ENABLE) || \
  371. ((OUTPUT) == I2S_MCLKOUTPUT_DISABLE))
  372. #define IS_I2S_AUDIO_FREQ(FREQ) ((((FREQ) >= I2S_AUDIOFREQ_8K) && \
  373. ((FREQ) <= I2S_AUDIOFREQ_192K)) || \
  374. ((FREQ) == I2S_AUDIOFREQ_DEFAULT))
  375. #define IS_I2S_CPOL(CPOL) (((CPOL) == I2S_CPOL_LOW) || \
  376. ((CPOL) == I2S_CPOL_HIGH))
  377. /**
  378. * @}
  379. */
  380. /* Private Fonctions ---------------------------------------------------------*/
  381. /** @defgroup I2S_Private_Functions I2S Private Functions
  382. * @{
  383. */
  384. /* Private functions are defined in stm32f1xx_hal_i2s.c file */
  385. /**
  386. * @}
  387. */
  388. /**
  389. * @}
  390. */
  391. /**
  392. * @}
  393. */
  394. #endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  395. #ifdef __cplusplus
  396. }
  397. #endif
  398. #endif /* __STM32F1xx_HAL_I2S_H */
  399. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/