stm32f1xx_it.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_it.c
  4. * @brief Interrupt Service Routines.
  5. ******************************************************************************
  6. *
  7. * COPYRIGHT(c) 2019 STMicroelectronics
  8. *
  9. * Redistribution and use in source and binary forms, with or without modification,
  10. * are permitted provided that the following conditions are met:
  11. * 1. Redistributions of source code must retain the above copyright notice,
  12. * this list of conditions and the following disclaimer.
  13. * 2. Redistributions in binary form must reproduce the above copyright notice,
  14. * this list of conditions and the following disclaimer in the documentation
  15. * and/or other materials provided with the distribution.
  16. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  17. * may be used to endorse or promote products derived from this software
  18. * without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30. *
  31. ******************************************************************************
  32. */
  33. /* Includes ------------------------------------------------------------------*/
  34. #include "stm32f1xx_hal.h"
  35. #include "stm32f1xx.h"
  36. #include "stm32f1xx_it.h"
  37. /* USER CODE BEGIN 0 */
  38. #include "usart.h"
  39. /* USER CODE END 0 */
  40. /* External variables --------------------------------------------------------*/
  41. extern DMA_HandleTypeDef hdma_adc1;
  42. extern CAN_HandleTypeDef hcan;
  43. extern UART_HandleTypeDef huart3;
  44. extern UART_HandleTypeDef huart1;
  45. /******************************************************************************/
  46. /* Cortex-M3 Processor Interruption and Exception Handlers */
  47. /******************************************************************************/
  48. /**
  49. * @brief This function handles Non maskable interrupt.
  50. */
  51. void NMI_Handler(void)
  52. {
  53. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  54. /* USER CODE END NonMaskableInt_IRQn 0 */
  55. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  56. /* USER CODE END NonMaskableInt_IRQn 1 */
  57. }
  58. /**
  59. * @brief This function handles Hard fault interrupt.
  60. */
  61. void HardFault_Handler(void)
  62. {
  63. /* USER CODE BEGIN HardFault_IRQn 0 */
  64. /* USER CODE END HardFault_IRQn 0 */
  65. while (1)
  66. {
  67. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  68. /* USER CODE END W1_HardFault_IRQn 0 */
  69. }
  70. /* USER CODE BEGIN HardFault_IRQn 1 */
  71. /* USER CODE END HardFault_IRQn 1 */
  72. }
  73. /**
  74. * @brief This function handles Memory management fault.
  75. */
  76. void MemManage_Handler(void)
  77. {
  78. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  79. /* USER CODE END MemoryManagement_IRQn 0 */
  80. while (1)
  81. {
  82. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  83. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  84. }
  85. /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  86. /* USER CODE END MemoryManagement_IRQn 1 */
  87. }
  88. /**
  89. * @brief This function handles Prefetch fault, memory access fault.
  90. */
  91. void BusFault_Handler(void)
  92. {
  93. /* USER CODE BEGIN BusFault_IRQn 0 */
  94. /* USER CODE END BusFault_IRQn 0 */
  95. while (1)
  96. {
  97. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  98. /* USER CODE END W1_BusFault_IRQn 0 */
  99. }
  100. /* USER CODE BEGIN BusFault_IRQn 1 */
  101. /* USER CODE END BusFault_IRQn 1 */
  102. }
  103. /**
  104. * @brief This function handles Undefined instruction or illegal state.
  105. */
  106. void UsageFault_Handler(void)
  107. {
  108. /* USER CODE BEGIN UsageFault_IRQn 0 */
  109. /* USER CODE END UsageFault_IRQn 0 */
  110. while (1)
  111. {
  112. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  113. /* USER CODE END W1_UsageFault_IRQn 0 */
  114. }
  115. /* USER CODE BEGIN UsageFault_IRQn 1 */
  116. /* USER CODE END UsageFault_IRQn 1 */
  117. }
  118. /**
  119. * @brief This function handles System service call via SWI instruction.
  120. */
  121. void SVC_Handler(void)
  122. {
  123. /* USER CODE BEGIN SVCall_IRQn 0 */
  124. /* USER CODE END SVCall_IRQn 0 */
  125. /* USER CODE BEGIN SVCall_IRQn 1 */
  126. /* USER CODE END SVCall_IRQn 1 */
  127. }
  128. /**
  129. * @brief This function handles Debug monitor.
  130. */
  131. void DebugMon_Handler(void)
  132. {
  133. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  134. /* USER CODE END DebugMonitor_IRQn 0 */
  135. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  136. /* USER CODE END DebugMonitor_IRQn 1 */
  137. }
  138. /**
  139. * @brief This function handles Pendable request for system service.
  140. */
  141. void PendSV_Handler(void)
  142. {
  143. /* USER CODE BEGIN PendSV_IRQn 0 */
  144. /* USER CODE END PendSV_IRQn 0 */
  145. /* USER CODE BEGIN PendSV_IRQn 1 */
  146. /* USER CODE END PendSV_IRQn 1 */
  147. }
  148. /**
  149. * @brief This function handles System tick timer.
  150. */
  151. void SysTick_Handler(void)
  152. {
  153. /* USER CODE BEGIN SysTick_IRQn 0 */
  154. /* USER CODE END SysTick_IRQn 0 */
  155. HAL_IncTick();
  156. HAL_SYSTICK_IRQHandler();
  157. /* USER CODE BEGIN SysTick_IRQn 1 */
  158. /* USER CODE END SysTick_IRQn 1 */
  159. }
  160. /******************************************************************************/
  161. /* STM32F1xx Peripheral Interrupt Handlers */
  162. /* Add here the Interrupt Handlers for the used peripherals. */
  163. /* For the available peripheral interrupt handler names, */
  164. /* please refer to the startup file (startup_stm32f1xx.s). */
  165. /******************************************************************************/
  166. /**
  167. * @brief This function handles DMA1 channel1 global interrupt.
  168. */
  169. void DMA1_Channel1_IRQHandler(void)
  170. {
  171. /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  172. /* USER CODE END DMA1_Channel1_IRQn 0 */
  173. HAL_DMA_IRQHandler(&hdma_adc1);
  174. /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  175. /* USER CODE END DMA1_Channel1_IRQn 1 */
  176. }
  177. /**
  178. * @brief This function handles USB low priority or CAN RX0 interrupts.
  179. */
  180. void USB_LP_CAN1_RX0_IRQHandler(void)
  181. {
  182. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
  183. /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  184. HAL_CAN_IRQHandler(&hcan);
  185. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  186. /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
  187. }
  188. /**
  189. * @brief This function handles USART3 global interrupt.
  190. */
  191. void USART3_IRQHandler(void)
  192. {
  193. /* USER CODE BEGIN USART3_IRQn 0 */
  194. USARTx_Rx_IRQ(&UART_RxBuff_Struct3);
  195. USARTx_Tx_IRQ(&UART_TxBuff_Struct3);
  196. /* USER CODE END USART3_IRQn 0 */
  197. HAL_UART_IRQHandler(&huart3);
  198. /* USER CODE BEGIN USART3_IRQn 1 */
  199. /* USER CODE END USART3_IRQn 1 */
  200. }
  201. void USART1_IRQHandler(void)
  202. {
  203. /* USER CODE BEGIN USART3_IRQn 0 */
  204. USARTx_Rx_IRQ(&UART_RxBuff_Struct1);
  205. USARTx_Tx_IRQ(&UART_TxBuff_Struct1);
  206. /* USER CODE END USART3_IRQn 0 */
  207. HAL_UART_IRQHandler(&huart1);
  208. /* USER CODE BEGIN USART3_IRQn 1 */
  209. /* USER CODE END USART3_IRQn 1 */
  210. }
  211. /* USER CODE BEGIN 1 */
  212. /* USER CODE END 1 */
  213. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/