123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474 |
- /*
- * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
- * All rights reserved.
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions
- * are met:
- *
- * * Redistributions of source code must retain the above copyright
- * notice, this list of conditions and the following disclaimer.
- *
- * * Redistributions in binary form must reproduce the above copyright
- * notice, this list of conditions and the following disclaimer in the
- * documentation and/or other materials provided with the distribution.
- *
- * * Neither the name of Texas Instruments Incorporated nor the names of
- * its contributors may be used to endorse or promote products derived
- * from this software without specific prior written permission.
- *
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
- * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
- * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
- * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
- * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
- * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
- * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
- * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
- * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
- * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
- * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- */
- /*
- * ============ ti_msp_dl_config.h =============
- * Configured MSPM0 DriverLib module declarations
- *
- * DO NOT EDIT - This file is generated for the MSPM0G350X
- * by the SysConfig tool.
- */
- #ifndef ti_msp_dl_config_h
- #define ti_msp_dl_config_h
- #define CONFIG_MSPM0G350X
- #if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
- #define SYSCONFIG_WEAK __attribute__((weak))
- #elif defined(__IAR_SYSTEMS_ICC__)
- #define SYSCONFIG_WEAK __weak
- #elif defined(__GNUC__)
- #define SYSCONFIG_WEAK __attribute__((weak))
- #endif
- #include <ti/devices/msp/msp.h>
- #include <ti/driverlib/driverlib.h>
- #include <ti/driverlib/m0p/dl_core.h>
- #ifdef __cplusplus
- extern "C" {
- #endif
- /*
- * ======== SYSCFG_DL_init ========
- * Perform all required MSP DL initialization
- *
- * This function should be called once at a point before any use of
- * MSP DL.
- */
- /* clang-format off */
- #define POWER_STARTUP_DELAY (16)
- #define GPIO_HFXT_PORT GPIOA
- #define GPIO_HFXIN_PIN DL_GPIO_PIN_5
- #define GPIO_HFXIN_IOMUX (IOMUX_PINCM10)
- #define GPIO_HFXOUT_PIN DL_GPIO_PIN_6
- #define GPIO_HFXOUT_IOMUX (IOMUX_PINCM11)
- #define CPUCLK_FREQ 72000000
- /* Defines for I2C_0 */
- #define I2C_0_INST I2C1
- #define I2C_0_INST_IRQHandler I2C1_IRQHandler
- #define I2C_0_INST_INT_IRQN I2C1_INT_IRQn
- #define I2C_0_BUS_SPEED_HZ 400000
- #define GPIO_I2C_0_SDA_PORT GPIOB
- #define GPIO_I2C_0_SDA_PIN DL_GPIO_PIN_3
- #define GPIO_I2C_0_IOMUX_SDA (IOMUX_PINCM16)
- #define GPIO_I2C_0_IOMUX_SDA_FUNC IOMUX_PINCM16_PF_I2C1_SDA
- #define GPIO_I2C_0_SCL_PORT GPIOB
- #define GPIO_I2C_0_SCL_PIN DL_GPIO_PIN_2
- #define GPIO_I2C_0_IOMUX_SCL (IOMUX_PINCM15)
- #define GPIO_I2C_0_IOMUX_SCL_FUNC IOMUX_PINCM15_PF_I2C1_SCL
- /* Defines for DMA_CH0 */
- #define DMA_CH0_CHAN_ID (1)
- #define I2C_0_INST_DMA_TRIGGER_0 (DMA_I2C1_TX_TRIG)
- /* Defines for DMA_CH1 */
- #define DMA_CH1_CHAN_ID (0)
- #define I2C_0_INST_DMA_TRIGGER_1 (DMA_I2C1_RX_TRIG)
- /* Defines for MOTOR_PWM */
- #define MOTOR_PWM_INST TIMA0
- #define MOTOR_PWM_INST_IRQHandler TIMA0_IRQHandler
- #define MOTOR_PWM_INST_INT_IRQN (TIMA0_INT_IRQn)
- #define MOTOR_PWM_INST_CLK_FREQ 72000000
- /* GPIO defines for channel 0 */
- #define GPIO_MOTOR_PWM_C0_PORT GPIOB
- #define GPIO_MOTOR_PWM_C0_PIN DL_GPIO_PIN_14
- #define GPIO_MOTOR_PWM_C0_IOMUX (IOMUX_PINCM31)
- #define GPIO_MOTOR_PWM_C0_IOMUX_FUNC IOMUX_PINCM31_PF_TIMA0_CCP0
- #define GPIO_MOTOR_PWM_C0_IDX DL_TIMER_CC_0_INDEX
- /* GPIO defines for channel 0 */
- #define GPIO_MOTOR_PWM_C0_CMPL_PORT GPIOB
- #define GPIO_MOTOR_PWM_C0_CMPL_PIN DL_GPIO_PIN_9
- #define GPIO_MOTOR_PWM_C0_CMPL_IOMUX (IOMUX_PINCM26)
- #define GPIO_MOTOR_PWM_C0_CMPL_IOMUX_FUNC IOMUX_PINCM26_PF_TIMA0_CCP0_CMPL
- /* GPIO defines for channel 1 */
- #define GPIO_MOTOR_PWM_C1_PORT GPIOA
- #define GPIO_MOTOR_PWM_C1_PIN DL_GPIO_PIN_7
- #define GPIO_MOTOR_PWM_C1_IOMUX (IOMUX_PINCM14)
- #define GPIO_MOTOR_PWM_C1_IOMUX_FUNC IOMUX_PINCM14_PF_TIMA0_CCP1
- #define GPIO_MOTOR_PWM_C1_IDX DL_TIMER_CC_1_INDEX
- /* GPIO defines for channel 1 */
- #define GPIO_MOTOR_PWM_C1_CMPL_PORT GPIOA
- #define GPIO_MOTOR_PWM_C1_CMPL_PIN DL_GPIO_PIN_4
- #define GPIO_MOTOR_PWM_C1_CMPL_IOMUX (IOMUX_PINCM9)
- #define GPIO_MOTOR_PWM_C1_CMPL_IOMUX_FUNC IOMUX_PINCM9_PF_TIMA0_CCP1_CMPL
- /* GPIO defines for channel 2 */
- #define GPIO_MOTOR_PWM_C2_PORT GPIOA
- #define GPIO_MOTOR_PWM_C2_PIN DL_GPIO_PIN_10
- #define GPIO_MOTOR_PWM_C2_IOMUX (IOMUX_PINCM21)
- #define GPIO_MOTOR_PWM_C2_IOMUX_FUNC IOMUX_PINCM21_PF_TIMA0_CCP2
- #define GPIO_MOTOR_PWM_C2_IDX DL_TIMER_CC_2_INDEX
- /* GPIO defines for channel 2 */
- #define GPIO_MOTOR_PWM_C2_CMPL_PORT GPIOA
- #define GPIO_MOTOR_PWM_C2_CMPL_PIN DL_GPIO_PIN_11
- #define GPIO_MOTOR_PWM_C2_CMPL_IOMUX (IOMUX_PINCM22)
- #define GPIO_MOTOR_PWM_C2_CMPL_IOMUX_FUNC IOMUX_PINCM22_PF_TIMA0_CCP2_CMPL
- /* Publisher defines */
- #define MOTOR_PWM_INST_PUB_0_CH (12)
- #define MOTOR_PWM_REPEAT_COUNT_2 (1)
- /* Defines for PWM_F */
- #define PWM_F_INST TIMG7
- #define PWM_F_INST_IRQHandler TIMG7_IRQHandler
- #define PWM_F_INST_INT_IRQN (TIMG7_INT_IRQn)
- #define PWM_F_INST_CLK_FREQ 36000000
- /* GPIO defines for channel 1 */
- #define GPIO_PWM_F_C1_PORT GPIOA
- #define GPIO_PWM_F_C1_PIN DL_GPIO_PIN_2
- #define GPIO_PWM_F_C1_IOMUX (IOMUX_PINCM7)
- #define GPIO_PWM_F_C1_IOMUX_FUNC IOMUX_PINCM7_PF_TIMG7_CCP1
- #define GPIO_PWM_F_C1_IDX DL_TIMER_CC_1_INDEX
- /* Defines for HALLTIMER */
- #define HALLTIMER_INST (TIMG6)
- #define HALLTIMER_INST_IRQHandler TIMG6_IRQHandler
- #define HALLTIMER_INST_INT_IRQN (TIMG6_INT_IRQn)
- #define HALLTIMER_INST_LOAD_VALUE (60011U)
- /* Defines for HALL_CNT */
- #define HALL_CNT_INST (TIMG0)
- #define HALL_CNT_INST_IRQHandler TIMG0_IRQHandler
- #define HALL_CNT_INST_INT_IRQN (TIMG0_INT_IRQn)
- #define HALL_CNT_INST_LOAD_VALUE (1079U)
- /* Defines for UART_HMI */
- #define UART_HMI_INST UART0
- #define UART_HMI_INST_IRQHandler UART0_IRQHandler
- #define UART_HMI_INST_INT_IRQN UART0_INT_IRQn
- #define GPIO_UART_HMI_RX_PORT GPIOA
- #define GPIO_UART_HMI_TX_PORT GPIOA
- #define GPIO_UART_HMI_RX_PIN DL_GPIO_PIN_1
- #define GPIO_UART_HMI_TX_PIN DL_GPIO_PIN_0
- #define GPIO_UART_HMI_IOMUX_RX (IOMUX_PINCM2)
- #define GPIO_UART_HMI_IOMUX_TX (IOMUX_PINCM1)
- #define GPIO_UART_HMI_IOMUX_RX_FUNC IOMUX_PINCM2_PF_UART0_RX
- #define GPIO_UART_HMI_IOMUX_TX_FUNC IOMUX_PINCM1_PF_UART0_TX
- #define UART_HMI_BAUD_RATE (9600)
- #define UART_HMI_IBRD_36_MHZ_9600_BAUD (234)
- #define UART_HMI_FBRD_36_MHZ_9600_BAUD (24)
- /* Defines for ADC12_0 */
- #define ADC12_0_INST ADC0
- #define ADC12_0_INST_IRQHandler ADC0_IRQHandler
- #define ADC12_0_INST_INT_IRQN (ADC0_INT_IRQn)
- #define ADC12_0_ADCMEM_0 DL_ADC12_MEM_IDX_0
- #define ADC12_0_ADCMEM_0_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_0_ADCMEM_0_REF_VOLTAGE_V 3.3
- #define ADC12_0_ADCMEM_1 DL_ADC12_MEM_IDX_1
- #define ADC12_0_ADCMEM_1_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_0_ADCMEM_1_REF_VOLTAGE_V 3.3
- #define ADC12_0_ADCMEM_2 DL_ADC12_MEM_IDX_2
- #define ADC12_0_ADCMEM_2_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_0_ADCMEM_2_REF_VOLTAGE_V 3.3
- #define ADC12_0_ADCMEM_3 DL_ADC12_MEM_IDX_3
- #define ADC12_0_ADCMEM_3_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_0_ADCMEM_3_REF_VOLTAGE_V 3.3
- #define ADC12_0_ADCMEM_4 DL_ADC12_MEM_IDX_4
- #define ADC12_0_ADCMEM_4_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_0_ADCMEM_4_REF_VOLTAGE_V 3.3
- #define ADC12_0_INST_SUB_CH (12)
- #define GPIO_ADC12_0_C6_PORT GPIOB
- #define GPIO_ADC12_0_C6_PIN DL_GPIO_PIN_20
- #define GPIO_ADC12_0_C0_PORT GPIOA
- #define GPIO_ADC12_0_C0_PIN DL_GPIO_PIN_27
- #define GPIO_ADC12_0_C1_PORT GPIOA
- #define GPIO_ADC12_0_C1_PIN DL_GPIO_PIN_26
- /* Defines for ADC12_1 */
- #define ADC12_1_INST ADC1
- #define ADC12_1_INST_IRQHandler ADC1_IRQHandler
- #define ADC12_1_INST_INT_IRQN (ADC1_INT_IRQn)
- #define ADC12_1_ADCMEM_0 DL_ADC12_MEM_IDX_0
- #define ADC12_1_ADCMEM_0_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_0_REF_VOLTAGE_V 3.3
- #define ADC12_1_ADCMEM_1 DL_ADC12_MEM_IDX_1
- #define ADC12_1_ADCMEM_1_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_1_REF_VOLTAGE_V 3.3
- #define ADC12_1_ADCMEM_2 DL_ADC12_MEM_IDX_2
- #define ADC12_1_ADCMEM_2_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_2_REF_VOLTAGE_V 3.3
- #define ADC12_1_ADCMEM_3 DL_ADC12_MEM_IDX_3
- #define ADC12_1_ADCMEM_3_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_3_REF_VOLTAGE_V 3.3
- #define ADC12_1_ADCMEM_4 DL_ADC12_MEM_IDX_4
- #define ADC12_1_ADCMEM_4_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_4_REF_VOLTAGE_V 3.3
- #define ADC12_1_ADCMEM_5 DL_ADC12_MEM_IDX_5
- #define ADC12_1_ADCMEM_5_REF DL_ADC12_REFERENCE_VOLTAGE_VDDA
- #define ADC12_1_ADCMEM_5_REF_VOLTAGE_V 3.3
- #define ADC12_1_INST_SUB_CH (12)
- #define GPIO_ADC12_1_C6_PORT GPIOB
- #define GPIO_ADC12_1_C6_PIN DL_GPIO_PIN_19
- #define GPIO_ADC12_1_C5_PORT GPIOB
- #define GPIO_ADC12_1_C5_PIN DL_GPIO_PIN_18
- #define GPIO_ADC12_1_C4_PORT GPIOB
- #define GPIO_ADC12_1_C4_PIN DL_GPIO_PIN_17
- #define GPIO_ADC12_1_C7_PORT GPIOA
- #define GPIO_ADC12_1_C7_PIN DL_GPIO_PIN_21
- #define GPIO_ADC12_1_C0_PORT GPIOA
- #define GPIO_ADC12_1_C0_PIN DL_GPIO_PIN_15
- /* Defines for COMP_0 */
- #define COMP_0_INST COMP1
- #define COMP_0_INST_INT_IRQN COMP1_INT_IRQn
- /* Defines for COMP_0 DACCODE0 */
- #define COMP_0_DACCODE0 (181)
- /* GPIO configuration for COMP_0 */
- #define GPIO_COMP_0_IN1P_PORT (GPIOB)
- #define GPIO_COMP_0_IN1P_PIN (DL_GPIO_PIN_24)
- #define GPIO_COMP_0_IOMUX_IN1P (IOMUX_PINCM52)
- #define GPIO_COMP_0_IOMUX_IN1P_FUNC (IOMUX_PINCM52_PF_UNCONNECTED)
- /* Defines for OPA_BPHASE */
- #define OPA_BPHASE_INST OPA1
- #define GPIO_OPA_BPHASE_IN1POS_PORT GPIOA
- #define GPIO_OPA_BPHASE_IN1POS_PIN DL_GPIO_PIN_18
- #define GPIO_OPA_BPHASE_IOMUX_IN1POS (IOMUX_PINCM40)
- #define GPIO_OPA_BPHASE_IOMUX_IN1POS_FUNC IOMUX_PINCM40_PF_UNCONNECTED
- #define GPIO_OPA_BPHASE_IN1NEG_PORT GPIOA
- #define GPIO_OPA_BPHASE_IN1NEG_PIN DL_GPIO_PIN_17
- #define GPIO_OPA_BPHASE_IOMUX_IN1NEG (IOMUX_PINCM39)
- #define GPIO_OPA_BPHASE_IOMUX_IN1NEG_FUNC IOMUX_PINCM39_PF_UNCONNECTED
- #define GPIO_OPA_BPHASE_OUT_PORT GPIOA
- #define GPIO_OPA_BPHASE_OUT_PIN DL_GPIO_PIN_16
- #define GPIO_OPA_BPHASE_IOMUX_OUT (IOMUX_PINCM38)
- #define GPIO_OPA_BPHASE_IOMUX_OUT_FUNC IOMUX_PINCM38_PF_UNCONNECTED
- /* Defines for OPA_CPHASE */
- #define OPA_CPHASE_INST OPA0
- #define GPIO_OPA_CPHASE_IN1POS_PORT GPIOA
- #define GPIO_OPA_CPHASE_IN1POS_PIN DL_GPIO_PIN_25
- #define GPIO_OPA_CPHASE_IOMUX_IN1POS (IOMUX_PINCM55)
- #define GPIO_OPA_CPHASE_IOMUX_IN1POS_FUNC IOMUX_PINCM55_PF_UNCONNECTED
- #define GPIO_OPA_CPHASE_IN1NEG_PORT GPIOA
- #define GPIO_OPA_CPHASE_IN1NEG_PIN DL_GPIO_PIN_24
- #define GPIO_OPA_CPHASE_IOMUX_IN1NEG (IOMUX_PINCM54)
- #define GPIO_OPA_CPHASE_IOMUX_IN1NEG_FUNC IOMUX_PINCM54_PF_UNCONNECTED
- #define GPIO_OPA_CPHASE_OUT_PORT GPIOA
- #define GPIO_OPA_CPHASE_OUT_PIN DL_GPIO_PIN_22
- #define GPIO_OPA_CPHASE_IOMUX_OUT (IOMUX_PINCM47)
- #define GPIO_OPA_CPHASE_IOMUX_OUT_FUNC IOMUX_PINCM47_PF_UNCONNECTED
- /* Port definition for Pin Group OUTPUT */
- #define OUTPUT_PORT (GPIOB)
- /* Defines for POWER_EN: GPIOB.8 with pinCMx 25 on package pin 22 */
- #define OUTPUT_POWER_EN_PIN (DL_GPIO_PIN_8)
- #define OUTPUT_POWER_EN_IOMUX (IOMUX_PINCM25)
- /* Port definition for Pin Group LIGHT_DETECT */
- #define LIGHT_DETECT_PORT (GPIOA)
- /* Defines for LIGHT_PWM_F: GPIOA.23 with pinCMx 53 on package pin 43 */
- // groups represented: ["HALL","LIGHT_DETECT"]
- // pins affected: ["HALLA","LIGHT_PWM_F"]
- #define GPIO_MULTIPLE_GPIOA_INT_IRQN (GPIOA_INT_IRQn)
- #define GPIO_MULTIPLE_GPIOA_INT_IIDX (DL_INTERRUPT_GROUP1_IIDX_GPIOA)
- #define LIGHT_DETECT_LIGHT_PWM_F_IIDX (DL_GPIO_IIDX_DIO23)
- #define LIGHT_DETECT_LIGHT_PWM_F_PIN (DL_GPIO_PIN_23)
- #define LIGHT_DETECT_LIGHT_PWM_F_IOMUX (IOMUX_PINCM53)
- /* Defines for BREAK: GPIOA.28 with pinCMx 3 on package pin 3 */
- #define INPUT_BREAK_PORT (GPIOA)
- #define INPUT_BREAK_PIN (DL_GPIO_PIN_28)
- #define INPUT_BREAK_IOMUX (IOMUX_PINCM3)
- /* Defines for Cadence_Dir: GPIOA.9 with pinCMx 20 on package pin 17 */
- #define INPUT_Cadence_Dir_PORT (GPIOA)
- #define INPUT_Cadence_Dir_PIN (DL_GPIO_PIN_9)
- #define INPUT_Cadence_Dir_IOMUX (IOMUX_PINCM20)
- /* Defines for Cadence_Speed: GPIOB.7 with pinCMx 24 on package pin 21 */
- #define INPUT_Cadence_Speed_PORT (GPIOB)
- #define INPUT_Cadence_Speed_PIN (DL_GPIO_PIN_7)
- #define INPUT_Cadence_Speed_IOMUX (IOMUX_PINCM24)
- /* Defines for PIN_GEAR: GPIOB.15 with pinCMx 32 on package pin 25 */
- #define INPUT_PIN_GEAR_PORT (GPIOB)
- #define INPUT_PIN_GEAR_PIN (DL_GPIO_PIN_15)
- #define INPUT_PIN_GEAR_IOMUX (IOMUX_PINCM32)
- /* Defines for Speed_In: GPIOA.31 with pinCMx 6 on package pin 5 */
- #define INPUT_Speed_In_PORT (GPIOA)
- #define INPUT_Speed_In_PIN (DL_GPIO_PIN_31)
- #define INPUT_Speed_In_IOMUX (IOMUX_PINCM6)
- #if 0
- /* Defines for HALLA: GPIOA.8 with pinCMx 19 on package pin 16 */
- #define HALL_HALLA_PORT (GPIOA)
- #define HALL_HALLA_IIDX (DL_GPIO_IIDX_DIO8)
- #define HALL_HALLA_PIN (DL_GPIO_PIN_8)
- #define HALL_HALLA_IOMUX (IOMUX_PINCM19)
- /* Defines for HALLB: GPIOB.3 with pinCMx 16 on package pin 15 */
- #define HALL_HALLB_PORT (GPIOB)
- // pins affected by this interrupt request:["HALLB","HALLC"]
- #define HALL_GPIOB_INT_IRQN (GPIOB_INT_IRQn)
- #define HALL_GPIOB_INT_IIDX (DL_INTERRUPT_GROUP1_IIDX_GPIOB)
- #define HALL_HALLB_IIDX (DL_GPIO_IIDX_DIO3)
- #define HALL_HALLB_PIN (DL_GPIO_PIN_3)
- #define HALL_HALLB_IOMUX (IOMUX_PINCM16)
- /* Defines for HALLC: GPIOB.2 with pinCMx 15 on package pin 14 */
- #define HALL_HALLC_PORT (GPIOB)
- #define HALL_HALLC_IIDX (DL_GPIO_IIDX_DIO2)
- #define HALL_HALLC_PIN (DL_GPIO_PIN_2)
- #define HALL_HALLC_IOMUX (IOMUX_PINCM15)
- #endif
- /* Port definition for Pin Group TMAG5273 */
- #define TMAG5273_PORT (GPIOB)
- /* Defines for SCL: GPIOB.2 with pinCMx 15 on package pin 14 */
- #define TMAG5273_SCL_PIN (DL_GPIO_PIN_3)
- #define TMAG5273_SCL_IOMUX (IOMUX_PINCM16)
- /* Defines for SDA: GPIOB.3 with pinCMx 16 on package pin 15 */
- #define TMAG5273_SDA_PIN (DL_GPIO_PIN_2)
- #define TMAG5273_SDA_IOMUX (IOMUX_PINCM15)
- /* Port definition for Pin Group GPIO_B_LED */
- #define GPIO_B_LED_PORT (GPIOB)
- /* Defines for PIN_LED_B_EN: GPIOB.16 with pinCMx 33 on package pin 26 */
- #define GPIO_B_LED_PIN_LED_B_EN_PIN (DL_GPIO_PIN_16)
- #define GPIO_B_LED_PIN_LED_B_EN_IOMUX (IOMUX_PINCM33)
- /* Defines for PIN_LED_B_SEL: GPIOB.6 with pinCMx 23 on package pin 20 */
- #define GPIO_B_LED_PIN_LED_B_SEL_PIN (DL_GPIO_PIN_6)
- #define GPIO_B_LED_PIN_LED_B_SEL_IOMUX (IOMUX_PINCM23)
- /* Port definition for Pin Group GPIO_F_LED */
- #define GPIO_F_LED_PORT (GPIOA)
- /* Defines for PIN_LED_F_EN: GPIOA.20 with pinCMx 42 on package pin 35 */
- #define GPIO_F_LED_PIN_LED_F_EN_PIN (DL_GPIO_PIN_20)
- #define GPIO_F_LED_PIN_LED_F_EN_IOMUX (IOMUX_PINCM42)
- /* Defines for PIN_LED_F_SEL: GPIOA.19 with pinCMx 41 on package pin 34 */
- #define GPIO_F_LED_PIN_LED_F_SEL_PIN (DL_GPIO_PIN_19)
- #define GPIO_F_LED_PIN_LED_F_SEL_IOMUX (IOMUX_PINCM41)
- /* Defines for WWDT */
- #define WWDT0_INST (WWDT0)
- #define WWDT0_INT_IRQN (WWDT0_INT_IRQn)
- /* Defines for MCAN0 */
- #define MCAN0_INST CANFD0
- #define GPIO_MCAN0_CAN_TX_PORT GPIOA
- #define GPIO_MCAN0_CAN_TX_PIN DL_GPIO_PIN_12
- #define GPIO_MCAN0_IOMUX_CAN_TX (IOMUX_PINCM34)
- #define GPIO_MCAN0_IOMUX_CAN_TX_FUNC IOMUX_PINCM34_PF_CANFD0_CANTX
- #define GPIO_MCAN0_CAN_RX_PORT GPIOA
- #define GPIO_MCAN0_CAN_RX_PIN DL_GPIO_PIN_13
- #define GPIO_MCAN0_IOMUX_CAN_RX (IOMUX_PINCM35)
- #define GPIO_MCAN0_IOMUX_CAN_RX_FUNC IOMUX_PINCM35_PF_CANFD0_CANRX
- #define MCAN0_INST_IRQHandler CANFD0_IRQHandler
- #define MCAN0_INST_INT_IRQN CANFD0_INT_IRQn
- /* Defines for MCAN0 MCAN RAM configuration */
- #define MCAN0_INST_MCAN_STD_ID_FILT_START_ADDR (0)
- #define MCAN0_INST_MCAN_STD_ID_FILTER_NUM (0)
- #define MCAN0_INST_MCAN_EXT_ID_FILT_START_ADDR (0)
- #define MCAN0_INST_MCAN_EXT_ID_FILTER_NUM (0)
- #define MCAN0_INST_MCAN_TX_BUFF_START_ADDR (0)
- #define MCAN0_INST_MCAN_TX_BUFF_SIZE (0)
- #define MCAN0_INST_MCAN_FIFO_1_START_ADDR (0)
- #define MCAN0_INST_MCAN_FIFO_1_NUM (32)
- #define MCAN0_INST_MCAN_TX_EVENT_START_ADDR (0)
- #define MCAN0_INST_MCAN_TX_EVENT_SIZE (32)
- #define MCAN0_INST_MCAN_EXT_ID_AND_MASK (0x1FFFFFFFU)
- #define MCAN0_INST_MCAN_RX_BUFF_START_ADDR (0)
- #define MCAN0_INST_MCAN_FIFO_0_START_ADDR (0)
- #define MCAN0_INST_MCAN_FIFO_0_NUM (32)
- #define MCAN0_INST_MCAN_INTERRUPTS (DL_MCAN_INTERRUPT_RF0N | \
- DL_MCAN_INTERRUPT_TC | \
- DL_MCAN_INTERRUPT_TEFN)
- /* clang-format on */
- void SYSCFG_DL_init(void);
- void SYSCFG_DL_initPower(void);
- void SYSCFG_DL_GPIO_init(void);
- void SYSCFG_DL_DEBUG_init(void);
- void SYSCFG_DL_SYSCTL_init(void);
- void SYSCFG_DL_I2C_0_init(void);
- void SYSCFG_DL_DMA_init(void);
- void SYSCFG_DL_MOTOR_PWM_init(void);
- void SYSCFG_DL_PWM_F_init(void);
- void SYSCFG_DL_HALLTIMER_init(void);
- void SYSCFG_DL_HALL_CNT_init(void);
- void SYSCFG_DL_UART_HMI_init(void);
- void SYSCFG_DL_ADC12_0_init(void);
- void SYSCFG_DL_ADC12_1_init(void);
- void SYSCFG_DL_COMP_0_init(void);
- void SYSCFG_DL_OPA_BPHASE_init(void);
- void SYSCFG_DL_OPA_CPHASE_init(void);
- void SYSCFG_DL_SYSTICK_init(void);
- void SYSCFG_DL_WWDT0_init(void);
- void SYSCFG_DL_MCAN0_init(void);
- bool SYSCFG_DL_saveConfiguration(void);
- bool SYSCFG_DL_restoreConfiguration(void);
- #ifdef __cplusplus
- }
- #endif
- #endif /* ti_msp_dl_config_h */
|