|
@@ -121,13 +121,20 @@ ARM Macro Assembler Page 2
|
|
|
ler
|
|
|
98 00000096 ENDP
|
|
|
99 00000096 END
|
|
|
-Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=.\qd007a
|
|
|
-_ctl_app\stm32f1xx_stucpuregsaddressing.d -o.\qd007a_ctl_app\stm32f1xx_stucpure
|
|
|
-gsaddressing.o -ID:\SoftDesign\20190311_QD007A_CTL\TT-KZ-010A_CTRL_APP\TT-KZ-01
|
|
|
-0A_CTRL_APP\MDK-ARM\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.1.0\CMSIS\Include -IC
|
|
|
-:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\1.0.4\Device\Include --predefine="__MICRO
|
|
|
-LIB SETA 1" --list=stm32f1xx_stucpuregsaddressing.lst ..\SelfTestUser\src_speci
|
|
|
-fic\stm32f1xx_STUCpuRegsAddressing.s
|
|
|
+Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
|
|
|
+ork --depend=.\qd007a_ctl_app\stm32f1xx_stucpuregsaddressing.d -o.\qd007a_ctl_a
|
|
|
+pp\stm32f1xx_stucpuregsaddressing.o -IC:\Users\hero\Documents\Work\SoftDesign\p
|
|
|
+egasi\MDK-ARM\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.6.0\CMSIS\Core\Include -IC:
|
|
|
+\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\1.1.0\Device\Include --predefine="__MICROL
|
|
|
+IB SETA 1" --predefine="__UVISION_VERSION SETA 515" --predefine="_RTE_ SETA 1"
|
|
|
+--predefine="STM32F10X_MD SETA 1" --list=stm32f1xx_stucpuregsaddressing.lst ..\
|
|
|
+
|
|
|
+
|
|
|
+
|
|
|
+ARM Macro Assembler Page 3
|
|
|
+
|
|
|
+
|
|
|
+SelfTestUser\src_specific\stm32f1xx_STUCpuRegsAddressing.s
|
|
|
|
|
|
|
|
|
|
|
@@ -239,4 +246,4 @@ ssing.s
|
|
|
ssing.s
|
|
|
Comment: FailSafePOR used once
|
|
|
3 symbols
|
|
|
-338 symbols in table
|
|
|
+341 symbols in table
|